. Conventional packaging scheme for a power module.
temperature, small form factor, and high power density [1] . Silicon carbide (SiC) is a promising wide-bandgap (WBG) semiconductor material for high-temperature, high-voltage, and high-frequency applications due to its electrical and physical properties [2] [3] [4] [5] [6] . Fig. 1 illustrates a power module with a conventional packaging scheme, which is the most preferred package structure for SiC power module. The package provides electrical interconnects (via aluminum wire bonds and the upper copper tracks of direct bonded copper, i.e., DBC ceramic substrate), electrical insulation (by DBC ceramic substrate), device protection (power devices are protected by encapsulation material), and thermal management (heat generated by the power device is dissipated through DBC substrate, baseplate, and heat sink) [7] .
Limited by available packaging materials and existing packaging techniques, junction temperatures of SiC power modules are subjected to ∼175 • C, even though SiC devices are, in theory, capable of operating at much higher junction temperatures [8] .
Most packaging materials adopted in the SiC power modules, e.g., die attach and encapsulant, cannot survive temperatures over 175 • C for a long time, prohibiting application of the SiC power modules in a high-temperature environment. High-temperature die-attach alternatives such as organic die attach, high-temperature lead-free solders, and sintering of microsilver and nanosilver powders seem to be potential candidates [3] . These high-temperature die-attach alternatives, however, need higher processing temperature, which could easily cause larger residue stress and strain in the power module. For encapsulant, it has not only thermal stability but also dielectric breakdown strength issues in the SiC power modules. With the conventional packaging scheme for SiC power modules, under high ambient temperature and operational temperature, thermally induced stress/strain resulting from the coefficient of thermal expansion (CTE) mismatch among the constituent materials could lead to wire failure, die attach/die crack, and package warpage [11] . Moreover, most of the heat generated by SiC devices in the conventional 2156-3950 © 2019 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.
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packaging scheme is only dissipated through the bottom side. A cooling system that can remove the heat through dual sides will be much more efficient. Besides, wire bonds have stray inductances that can exceed 10 nH, increasing switching loss of power devices, limiting switching frequency, and affecting switching waveforms [7] . In order to solve these problems, new packaging interconnection technologies and materials need to be investigated to push the development of SiC power module. So far, there have been developments in wire-bondless interconnections for power module, such as flip chip and copper clip connection [12] , multilayer planar interconnection [13] , power overlay interconnect [14] , copper pin connection [9] , press-pack [15] , power chip-on-chip [16] , transfer molded power module [17] , and printed circuit board (PCB) embedded package [1] , [18] [19] [20] [21] .
Compared with other wire-bondless interconnections, PCB embedded power module package is a solution with the small form factor, light weight, and simple process technology. In recent years, several PCB embedded package technologies have been developed for IGBT module, power diode, and GaN HEMT. Lead-frame-based PCB embedded package technology is one of the major representatives [1] , [19] [20] [21] . The bottom side of a power device is soldered or sintered onto a copper lead frame, and the resulting assembly is then fully embedded in the prepreg. Electrical interconnections of a power device are realized through laser drilling, electroless plating, copper plating, and some other processes. However, the structure of the lead-frame-based PCB embedded package is asymmetrical in the thickness direction, which could easily cause large stress and strain in the package due to CTE mismatch between chip and copper lead frame in a harsh environment. Balanced package structure can relieve the stress and strain. Besides, heat generated from a power device is mainly dissipated into the ambient through a copper lead frame, which limits the thermal performance of a power module. For PCB embedded package materials, e.g., FR4 prepreg (glass fiber reinforced uncured epoxy resin), resin-coated copper (RCC) and ABF are often used [18] [19] [20] [21] [22] [23] [24] . Munding et al. [19] selected FR4 prepreg and RCC as PCB embedded material, respectively, and evaluated thermomechanical reliability of the two lead-frame-based laminate chip embedded packages through temperature cycle and high-temperature storage experiments. It was found that high-glass-transition-temperature (T g ) FR4 prepreg was more suitable for PCB embedded package.
Compared with Si counterparts, SiC devices have a smaller size, higher power density, and faster switching speed. In a power module, the superior properties of a SiC device cannot be exploited if it is used simply as a direct replacement of the Si device [25] . SiC device has different requirements on packaging technologies and packaging materials. In fact, work on PCB embedded package technologies and package materials for SiC devices has already been conducted.
In Section II, a novel PCB embedded package structure for SiC MOSFET module is presented. To withstand high temperature beyond 175 • C and high voltage over 1.2 kV, and also to improve thermomechanical reliability of the PCB embedded SiC module, bismaleimide-triazine (BT) laminate and prepreg with high-temperature stability, high dielectric strength, CTE matching with SiC, and high T g are selected as PCB embedded package materials. In Section III, hightemperature stabilities, dielectric breakdown strength, and thermomechanical performances of the selective materials and cure kinetics of BT prepreg are characterized for PCB embedded SiC MOSFETs packaging.
II. FAN-OUT PANEL-LEVEL PCB EMBEDDED PACKAGE
TECHNOLOGY FOR SIC MOSFETS Fig. 2 shows a circuit diagram of a phase-leg SiC MOSFET module, which consists of two SiC transistors. Phase-leg is a building block for various electronic power converters and inverters in power electronics systems.
In this paper, a novel fan-out panel-level PCB embedded package technology for the SiC MOSFET phase-leg module is proposed. The key packaging process is demonstrated in Fig. 3 . PCB embedded materials adopted in the SiC MOSFETs packaging process will be investigated.
In order to withstand temperature beyond 175 • C and voltage over 1.2 kV and improve thermomechanical reliability of the PCB embedded SiC package, SiC MOSFETs are placed in the grooves of BT laminate, which has high-temperature stability, high dielectric strength, CTE matching, and high T g , as shown in Fig. 3(a) . It should be noted that SiC MOSFETs have the same thickness as BT laminate.
The resulting assembly is then embedded in BT prepregs through high-temperature and high-pressure laminating process to form a laminated PCB. Gaps between SiC MOSFETs and BT laminate are filled with BT prepreg, as illustrated in Fig. 3(b) . Because of the fact that source and drain are not on the same side, the laminated PCB must withstand maximum drain-source breakdown voltage over 1.2 kV. During the laminating process, the degree of cure of BT prepreg could affect the mechanical properties of the final packages [26] . Although suppliers of commercial BT prepreg resins usually provide curing condition for the customers, the curing condition may not be the optimal ones for PCB embedded SiC MOSFETs packaging. Besides, hightemperature stability and thermomechanical performances of the cured prepreg should be compared with BT laminate.
Electrical interconnection of the PCB embedded SiC MOSFETs is realized by redistribution layer (RDL), blind vias, and through vias. As shown in Fig. 3(c) , the final package mainly consists of switching devices (SiC MOSFETs), PCB embedded materials (BT laminate and BT prepreg), electrical interconnection (RDL, blind vias, and through vias), soldermask, and land grid array (LGA).
Compared with conventional SiC power module packages, the PCB embedded technology eliminates aluminum wire bonds. DBC substrate, die-attach, encapsulation structure, and manufacturing processes are, accordingly, simplified. The innovative PCB embedded package technology has advantages such as higher power density, lower parasitic inductance, and dual side cooling.
III. PCB EMBEDDED PACKAGE MATERIALS
A. Selective Criteria 1) High-Temperature Stability: SiC MOSFETs can operate at elevated temperatures in comparison with Si counterparts. In applications such as hybrid/electric vehicle and renewable energy/energy storage, power modules need to suffer temperatures over 175 • C. Therefore, the temperature of thermal stability of PCB embedded materials should be over 175 • C.
2) High Dielectric Breakdown Strength: SiC MOSFETs are embedded in the groove of BT laminate with the same thickness, so the laminated PCB must be able to withstand maximum drain-source voltage of over 1.2 kV to keep the laminated PCB from broken down. The dielectric breakdown strength E is defined as
where V BD is the dielectric breakdown voltage and d is the thickness of the material. Fig. 4 shows the electric field distribution simulation result of the laminated PCB when drain-source voltage of high-side SiC MOSFET is 1.2 kV. The maximum electric field strength is 8.56 × 10 5 V/m. Accordingly, the dielectric breakdown strength of the laminated PCB must be much higher than 8.56 × 10 5 V/m.
3) High Glass Transition Temperature: As viscoelastic materials, thermomechanical properties of PCB embedded materials will change significantly below and above T g , storage modulus decreases dramatically, and CTE increases evidently. Therefore, choosing PCB embedded materials with high T g can improve the thermomechanical reliability of the PCB embedded SiC MOSFETs.
4) CTE Matching
With SiC: PCB embedded SiC MOSFETs failures can happen when thermal stress is excessive. Thermally induced stress at different interfaces can be described by the following equation:
where α A and α B are the CTE of material A and material B, respectively. E A and E B are Young's modulus of material A and material B, respectively. μ A is Poisson's ratio of material A. Therefore, when conducting package structure design, we should try to match the CTE of a PCB material to the SiC.
B. Material Selection
The PCB embedded package materials adopted in the SiC power module package process are copper-clad laminate (CCL-HL832NSF) and preperg (GHPL-830NSF) from Mitsubishi Gas Chemical. CCL-HL832NSF is a double-sided copper-clad BT laminate (E-glass fiber-reinforced BT resin), as shown in Fig. 5(a) . Fig. 5(b) shows a sheet of BT prepreg (E-glass fiber-reinforced uncured BT resin). In order to analyze and compare the properties of the laminate and the prepreg comprehensively, double-sided copper of copper-clad laminate is etched, as shown in Fig. 5(c) . Cured prepreg, with the same thickness as BT laminate, is made of two layers of BT prepregs through a high-temperature and high-pressure laminating process, as illustrated in Fig. 5(d) . BT laminate is commonly used as a substrate core material in microelectronic packaging [27] . In this paper, SiC MOSFETs are placed in the grooves of BT laminate and embedded using BT prepreg through high-temperature and high-pressure process.
IV. EXPERIMENTAL APPROACH
First, dynamic and isothermal thermal gravimetric experiments are performed using the thermal gravimetric analyzer (TGA) under purging nitrogen atmosphere to investigate the high-temperature stability of the PCB embedded materials.
Second, thermomechanical performance of the PCB embedded materials is analyzed and compared using the film/fiber tensile clamp in the thermal mechanical analyzer (TMA) under purging nitrogen atmosphere. T g of the PCB embedded materials and CTE match/mismatch between PCB embedded materials and SiC are also analyzed.
Third, the breakdown voltage of the PCB embedded materials is characterized through a withstanding voltage tester. Weibull statistical distribution is adopted to analyze the dielectric breakdown strength of the embedded materials. The breakdown voltage of the laminated PCB is evaluated to ensure that it can withstand maximum drain-source voltage of SiC MOSFET.
Finally, dynamic and isothermal cure kinetics experiments of BT prepreg are conducted using differential scanning calorimetry (DSC) under purging nitrogen atmosphere. Effects of ramp rate, curing temperature, and curing time on the degree of cure of the BT prepreg are analyzed to provide guidelines for high-temperature and high-pressure laminating process during the PCB embedded SiC MOSFETs packaging.
V. EXPERIMENTAL RESULTS

A. High-Temperature Stability of the PCB Embedded Materials
TGA is used to measure weight gain or loss of the material as a function of time, temperature, and environmental factors. Most of the changes in the properties can be traced back to the loss of weight [28] . In this section, first of all, hightemperature stabilities of BT laminate and cured prepreg are compared at a ramp rate of 10 • C/min. Then, both dynamic and isothermal TGAs are performed to further investigate the high-temperature stability of the BT laminate. Dynamic TGA is used to determine the degradation temperature, while isothermal TGA is used to determine the decomposition temperature [28] . Fig. 6 shows the comparison of high-temperature stability between BT laminate and cured prepreg. It can be seen that the two materials show similar weight loss rate from room temperature to 400 • C. The two materials are very stable below 300 • C. The weight loss rates of the two materials begin to increase as the temperature continues to rise. When the temperature scales from 400 • C to 600 • C, weight loss rates of two materials start to deviate from each other. Therefore, the PCB materials are considered as stable when the temperature is below 300 • C.
1) High-Temperature Stability Comparison Between BT Laminate and Cured Prepreg:
2) Dynamic Thermal Gravimetric Analysis of BT Laminate: Dynamic TGA is performed by heating the BT laminate until 800 • C through different ramp rates of 5 • C/min, 15 • C/min, and 30 • C/min, as depicted in Fig. 7 . The extrapolated onset temperature that denotes the degradation temperature at which the weight loss begins can be calculated. Onset temperature is a reproducible temperature calculation, and it is specified to be used by ASTM and ISO [29] . It is clear that the onset temperature of the laminate rises as the ramp rate increases. When the ramp rate increases to 30 • C/min, the onset temperature of the laminate reaches up to 381 • C. Therefore, increasing the ramp rate can decrease the degradation of the material.
3) Isothermal Thermal Gravimetric Analysis of BT Laminate:
The BT laminate is first heated up to an isothermal temperature from room temperature at a high ramp rate of 100 • C/min to avoid any dissipation of heat during heating, and then executed at 300 • C, 350 • C, 400 • C, 450 • C, and 500 • C for 1 h, respectively. Fig. 8 shows the weight losses of the laminate under different isothermal TGA experiments. It can be found that weight loss mainly occurs in the temperature rising process and the initial phase of the isothermal process. As holding time goes on, little weight loss occurs. Hence, the only 1-h isothermal holding time is adopted. When the laminate material is subjected to the temperature of 300 • C for 1 h, a slight weight loss is observed, which can be attributed to outgassing of solvents. However, when temperature ramps up to 350 • C and isothermally heated for 1 h, decomposition of the laminate material begins to be evident, and about 2% of weight is lost. Therefore, the laminate is thermally stable under the high temperature of 300 • C. The PCB embedded materials are suitable for SiC power module in high-temperature applications over 175 • C.
B. Dielectric Breakdown Strength of the PCB Embedded Materials
The breakdown voltage of BT laminate is also characterized. The thickness of the selective BT laminate is 60 μm. The thin laminate can be broken down by a withstanding voltage tester, the highest voltage of which is 20 kV. A series of voltage breakdown experiments is performed. Weibull statistical distribution is adopted to analyze the breakdown behavior of PCB embedded materials. The cumulative distribution function for two-parameter Weibull distribution is expressed as
where P(E) is the cumulative probability, E 0 is the scale parameter representing the value of E corresponding to a cumulative probability of 63.2%, and β is the shape parameter that is the slope of the straight line of Weibull plot [30] . This equation can be rewritten as follows:
Assume that
Then, y is a linear function of x and can be expressed as Fig. 9 . Weibull plot of dielectric strength data of BT laminate. Fig. 9 shows the Weibull plot of dielectric strength data of BT laminate. From Fig. 9 , it can be seen that the fit linear function is y = 5.37 x − 12.9.
From (7), it can be calculated that the dielectric strength of the BT laminate is about 252 kV/mm. For PCB embedded SiC MOSFETs, the laminated PCB is about 300 μm, and the breakdown voltage is as high as about 75.6 kV, which is much higher than SiC MOSFET drain-source voltage of 1.2 kV. Therefore, the PCB embedded materials can withstand high voltage over 1.2 kV.
C. Thermomechanical Performance of the PCB Embedded Materials
CTE mismatch between PCB embedded materials and SiC could lead to package failure, e.g., die crack and interface delamination. In order to ensure the thermomechanical reliability of the PCB embedded SiC MOSFETs package, T g of the PCB embedded materials and CTE match/mismatch between the PCB embedded materials and SiC are analyzed. The BT laminate and cured prepreg are heated separately from 25 • C to 330 • C at a ramp rate of 5 • C/min. Then, the effect of the ramp rate on the in-plane CTE of the cured prepreg is further investigated. The ramp rate increases from 5 • C/min to 25 • C/min. Fig. 10 shows the comparison of T g and in-plane CTE between cured prepreg and BT laminate. As can be concluded from the result, the two materials show similar thermomechanical performance. T g of the two materials is about 262 • C-265 • C, which is much higher than T g of the other PCB materials. Common PCB embedded materials, such as FR4 prepreg, have T g usually around 150 • C. Inplane CTEs of the two materials above T g are lower than those below T g . When the temperature is below T g , in-plane CTEs of the two materials are about 5 ppm/ • C-7 ppm/ • C. When the temperature is above T g , in-plane CTEs of the two materials are about 3 ppm/ • C. Because the cured prepreg is made of two layers of BT prepregs through high-temperature and high-pressure laminating process and contains two layers of glass fibers, while BT laminate has only one layer of glass fiber, CTE of the cured prepreg is slightly bigger than that of the laminate. Thus, the PCB embedded materials have T g as high as over 260 • C, CTE as low as 5.3 ppm/ • C. Table I lists the thermomechanical properties of PCB embedded materials, DBC ceramics, and SiC MOSFET. DBC ceramic substrate is widely used in the power module package. A variety of ceramics can be selected as an electrical insulation layer of the DBC substrate, such as alumina (Al 2 O 3 ), aluminum nitride (AlN), silicon nitride (Si 3 N 4 ), and beryllia (BeO). CTEs of these ceramics are shown in Table I , from which it can be seen that AlN has closest CTE matching with 4H-SiC [31] . The in-plane CTE of BT laminate below T g is very close to AlN and, therefore, matching with 4H-SiC. Inplane CTE of the cured prepreg is slightly higher than 4H-SiC. Fig. 11 depicts the effect of ramp rate on the thermomechanical performance of the cured prepreg. As the ramp rate increases, T g of the cured prepreg rises, while CTE of the cured prepreg decreases. When ramp rate increases to 25 • C/min, T g of the cured prepreg reaches 273 • C, while CTE below T g decreases to 5.5 ppm/ • C, which is approaching CTEs of BT laminate and 4H-SiC. Therefore, from the thermomechanical performance point of view, the BT laminate and BT prepreg are ideal PCB embedded package materials for SiC power module.
1) Thermomechanical Comparison Between BT Laminate and Cured Prepreg:
2) Effect of Ramp Rate on Thermomechanical Performance of the Cured Prepreg:
D. Cure Kinetics of BT Prepreg
Both dynamic and isothermal DSC experiments are performed to reveal the degree of cure of BT prepreg to provide one guideline for high-temperature and high-pressure laminating process during the PCB embedded SiC MOSFETs packaging. Effects of ramp rate, curing temperature, and curing time on the degree of cure of the BT prepreg are analyzed, respectively, and an optimal curing schedule of the prepreg is suggested.
DSC measures the quantitative difference of temperature and heat flow as a function of time and temperature between the target and reference materials when heat evolves from the chemical reaction within the target material. As a guideline, the upper temperature limit of the DSC experiment should not exceed a temperature of 2% weight loss due to decomposition. Based on the above analysis results through TGA, when the heating rate is 5 • C/min, the temperature of 2% weight loss is about 383 • C. In this section, the upper temperature of the dynamic DSC experiment is set to be 330 • C.
1) Effect of Ramp Rate on Degree of Cure of BT Prepreg:
Curing or cross-linking of a BT prepreg is an exothermic reaction, while melting of a BT resin is an endothermic reaction. Dynamic DSC experiments from room temperature to 330 • C are performed twice to study the effect of ramp rate on the degree of cure of BT prepreg. Fig. 12 shows the first heating curves of the prepreg at the ramp rates of 5 • C/min, 10 • C/min, and 20 • C/min. It can be seen that there is an endothermic peak and an exothermic peak when BT prepreg is heating at a ramp rate. There is an endothermic peak at about 50 • C, indicating BT resin inside the prepreg begins to melt. When the temperature rises to about 150 • C, heat flow begins to increase, revealing that the prepreg starts to cure. As the temperature continues to rise, an exothermic peak appears, at which point the released heat in the crosslink reaction of the prepreg is the most. As the ramp rate increases from 5 • C/min to 20 • C/min, the magnitude of the exotherm increases as well. The peak temperature shifts to a higher temperature range with increasing ramp rate.
The second dynamic DSC scans are performed at the same ramp rate as the first scans to examine the degree of cure of the prepreg, as illustrated in Fig. 13 . When the ramp rate is 5 • C/min, exothermic does not exist, indicating that the prepreg is fully cured after the first dynamic DSC scan at the heating rate of 5 • C/min. However, when the ramp rate increases to above 10 • C/min, there is still exothermic, suggesting that the cross-linking reaction of the prepreg is ongoing as temperature rises. Therefore, lowering the ramp rate can improve the degree of cure of the prepreg.
2) Effect of Curing Temperature on Degree of Cure of the BT Prepreg:
The prepreg is first heated up from room temperature to an isothermal curing temperature at a high heating rate of 100 • C/min to avoid any dissipation of heat during the heating process, and then to isothermally heating for 1 h through DSC. Following this scan, the prepreg is cooled down from the isothermal temperature to 25 • C with the same high cooling rate of 100 • C/min to prevent any dissipation of heat during the cooling process, and then dynamic heating experiments at a heating rate of 10 • C/min from room temperature to 330 • C are conducted to verify the degree of cure of the prepreg. Fig. 14 shows the dynamic DSC scans of the prepreg that have been isothermally for one hour at the curing temperature of 200 • C, 220 • C, 240 • C, 260 • C, and 280 • C. As expected, residual heat released by the cross-linking reaction of prepreg decreases with increasing curing temperature. When curing temperature ramps up to 280 • C, after isothermally heating 1 h, there is neither an exothermic peak nor endothermic peak, and the prepreg is fully cured. Therefore, when curing time remains constant, increasing isothermally curing temperature can improve the degree of cure of the BT prepreg. When curing time is 1 h, curing temperature of 280 • C can ensure the full cure of the BT prepreg.
3) Effects of Curing Time on Degree of Cure of the BT Prepreg:
The DSC cell is heated up to 210 • C at a high ramp rate of 100 • C/min and then isothermally kept at 210 • C for various time intervals ranging from 30 min to 2 h. Following this scan, the DSC cell is immediately cooled down to 25 • C at the same ramp rate and then heated up to 330 • C at 10 • C/min to verify the degree of cure of the prepreg. Fig. 15 illustrates the dynamic DSC scans of the prepreg that have been isothermally for various curing time at 210 • C. When curing time is below 90 min under the curing temperature of 210 • C, there still exists residual cure. After temperature ramps up to about 230 • C, as the temperature continues to rise, uncured prepreg would be fully cured. However, when the heating time is 2 h, there is neither exothermic nor endothermic peak, and the prepreg is fully cured. Therefore, when curing temperature remains constant, increasing curing time can improve the degree of cure of the BT prepreg. When curing temperature is 210 • C, the curing time of 2 h can ensure the full cure of the BT prepreg.
VI. DISCUSSION
From temperature stability, dielectric breakdown strength, and thermomechanical performance points of view, the selective BT laminate and BT prepreg are ideal PCB embedded materials for SiC MOSFET module package. However, because thermal conductivities of the PCB embedded materials are relatively low, heat dissipation is a major challenge for PCB embedded high-power and high-power-density SiC MOS-FET package. Two-phase cooling technique is a promising solution to address the heat dissipation issue of PCB embedded high-power-density SiC module. Taking advantage of the latent heat absorbed during evaporation of the refrigerant fluid, the two-phase evaporator can provide higher heat transfer coefficients, lower flow rates, more uniform surface temperatures, and lower pumping power than single-phase cold plates. Dualside cooling design and thermal vias can also improve the thermal performance of the SiC MOSFETs. Moreover, because the proposed PCB embedded SiC MOSFET package is a new packaging technique and novel packaging materials are used, packaging process, switching characteristics, and ther-momechanical reliability of the PCB embedded SiC MOSFET package need to be further studied to confirm the feasibility of the PCB embedded materials.
VII. CONCLUSION
In this paper, a novel fan-out panel-level PCB embedded package technology for SiC power module is proposed. BT laminate and BT prepreg are selected as PCB embedded materials. High-temperature stability, insulation breakdown strength, and thermomechanical performance of the embedded materials and cure kinetics of BT prepreg are characterized. Some conclusions are drawn as follows.
1) The PCB embedded materials are very thermally stable under the high temperature of 300 • C, and are suitable for SiC power module in the high temperature applications over 175 • C. 
